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Abstract
This thesis proposes the analysis and design of two important circuits, of-
ten used in radio frequency (RF) systems: the phase shifter and the pro-
grammable attenuator.
The control of phase and amplitude of signals is important in many appli-
cations. Phased arrays, an example of adaptive antenna systems, base their
operation on phase shifters to electronically steer the beam and obtain an
overall antenna with a programmable radiation pattern. Another example is
the Doherty Power Amplier (DPA), an architecture often used in nowadays
cellular base-stations. Phase and amplitude control circuits are used in DPA
systems to optimize its eciency.
The thesis starts with an introduction chapter which presents more in detail
phased array and DPA systems and explains how they can take benet from
circuits like phase shifters and attenuators.
The core of the work is represented by the second and the third chapters
which present the analysis and design of, respectively, a phase shifter and an
attenuator for DPA application, using the Inneon 130nm CMOS technol-
ogy. The respective chapters start with an overview of the possible solutions
and continue with a detailed analysis of the dierential -network topology,
which has been chosen for both phase shifter and attenuator. The nal parts
describe the design procedure.
After a brief description of the full-custom layout, the thesis concludes with
the presentation of the simulation results, including parasitic extraction. In
particular the two blocks are realized using only passive elements and cover
the frequency band from 1GHz to 3GHz. The phase shifter shows an inser-
tion loss of 1:8dB and a delay range of 76:5ps (52) at 2GHz. This result
v
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is obtained with an average step of 4:8ps(3:25). The attenuator shows an
Insertion Loss (IL) of 1:3dB and an attenuation range of 15:2dB at 2GHz.
This result is obtained with an average step of 0:49dB.
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Chapter 1
Introduction
Phase shifters and attenuators are important RF building blocks used in
dierent kind of systems. The aim of this chapter is to explain their usefulness
through some practical applications.
Afterwards, the goal of this work is presented, that is the target specications
for the design of the two circuits.
The chapter concludes with the recall of some basic concepts which will be
often used in the rest of the thesis for the network analysis.
1.1 Applications
Phase shifters are circuits able to introduce a controllable phase shift in a
signal path. Probably its major use is in adaptive antenna systems where
they allow to control the phase of each path and change the radiation pattern
of the overall antenna system([9]).
Programmable attenuators, instead, are circuits which permit to control the
amplitude of a signal lowering its amplitude. They are required in a variety
of applications such as the automatic gain control of transmitter/receiver
systems, amplitude weighting in phased-array radars and temperature com-
pensation of power ampliers ([41]).
To get more insight about these blocks two applications are presented in this
section, that is phased array and Doherty Power Amplier systems. In the
1
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former they are used to electronically steer the beam of the multiple antenna
system, increasing hence the overall antenna gain. In the latter, instead, they
are used to calibrate the amplier, allowing hence an eciency optimization.
1.1.1 Phased Array
Antennas are key components of any wireless communication system. In the
transmitting process, these devices permit the transmission of an electrical
signal in the form of electromagnetic radiation. This radiation propagates
through space and can be received by other antennas which in this case do
the reciprocal process, that is turning an electromagnetic wave into an elec-
trical signal which can then be elaborated by the processing circuits.
The dipole antenna is the simplest and probably the most used type of an-
tenna. It consists of two identical conductive elements which are usually
bilaterally symmetrical. However, its simplicity results also in limited per-
formances. For example, once the length of the antenna has been set, also
the current distribution on it is set, which results in a xed radiation pattern
that cannot be changed any more [7].
To overcome this limit and enhance system performance a solution, which
is often used in practice, is the multiple antenna system. These systems are
often made of dierent dipole antennas, arranged in a determined manner
and fed by independent currents. By a proper choice of the number of these
elements, the geometry and the excitations, it is possible to obtain a variety
of radiation patterns.
A special case of such systems is the adaptive antenna([9]). In a receiver, for
example, the primary function of any adaptive antenna system is to maximize
the received power from one particular direction while suppressing undesired
signals coming from other directions. From the transmitter side, instead, the
task is to focus almost all the irradiated energy in a determined direction.
This concept can be represented by the radiation patterns shown in gure
1.1. Here it can be seen that an adaptive antenna is able to change its radia-
tion pattern and hence to steer the beam in the desired direction. The steer
of the beam can be realized both mechanically and electronically.
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Figure 1.1: Adaptive antenna concept. Beam steered from  50 to 50
An example of an adaptive antenna system, where the beam steering is done
electronically, is the phased array conguration. Basically, the phased array
antenna is composed of a group of individual elements, which are distributed
and oriented in a linear one(or two)-dimensional spatial conguration. The
amplitude and phase excitations of each element can be individually con-
trolled to form the desired radiation pattern. The beam steering is controlled
electronically by adjusting the phase of the excitation signals at the individ-
ual elements. This task is accomplished with the antenna aperture remaining
xed in space without the involvement of mechanical motion.
To get more insight about these systems, a complete block diagram of a
phased array receiver is reported in gure 1.2. For a deeper analysis see [8].
It is worth to notice that all the considerations which will be hereafter made
are also valid for the transmitter. In this example, the system is made by a
linear antenna array composed by N equally spaced antennas. For simplicity,
it is supposed that every antenna is followed by a programmable attenua-
tor and a phase shifter; in practical applications also a low noise amplifying
stage is typically present. The attenuator is usually used to correct the am-
plitude errors between the various paths, which are inevitably present due to
manufacturing variations and design techniques. The phase shifter is used
instead to realign the signals from the various paths, considering that the
electromagnetic wave arrives in dierent time instants on each antenna. The
output signal is nally obtained summing together the contributions of each
4 CHAPTER 1. INTRODUCTION
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Figure 1.2: Phased array receiver
path.
When a plane electromagnetic wave arrives at the antenna array at an angle
 between the wave front and the array, the received signals by the vari-
ous antennas experience a phase shift dierence due to the dierence in the
propagation paths length. If d is the distance between adjacent antennas, v
the propagation speed of the electromagnetic wave in the medium and ! the
angular frequency of the signal, the phase dierence  between the signals
in two adjacent antennas is
 =
d sin()
v
! (1.1)
Considering that the array is made of N antennas, the total phase shift tot
experienced by the signal in the last antenna compared to the one received
from the rst antenna is
tot = (N   1)d sin()
v
! (1.2)
Adjusting the phase shift introduced by each path in a proper way, a phase
realignment of the various signals can be obtained. With sucient antenna
spacing, the noise of each antenna is uncorrelated to the noise of the other
antennas in the array. Hence, the noise in each signal path before sum-
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mation are independent. As a result, the shifted signals from the various
antennas sum coherently while the noise sums incoherently. This results in
an improvement of 10 log(N)[dB] in the SNR at the output of the N-element
phased array receiver ([23]).
From another point of view, a phased array architecture can be seen as a
system which permits to change the radiation pattern of the antenna array.
With a certain phase setting for each path the system can be programmed
to accept signals coming from one direction while rejecting signals coming
from other directions.
Phased arrays have been traditionally used for military RADAR (RAdio De-
tection And Ranging) applications for many decades. The electronic beam
steering of the phased array radar is orders of magnitude faster than the tra-
ditional radars based on mechanical rotation, which results in higher scanning
speeds and lower prole for the system.
Although the rst use of phased array RADARs was for military applica-
tions, nowadays its use is extended beyond this context. Other important
applications can be easily nd in the automotive. In this context driving-aid
functions such as collision avoidance radar, automatic cruise control tech-
nology, parking aid and side collision warning can make safer and easier the
driving experience ([10]).
Phased arrays are also used in wireless communication systems and in par-
ticular in cellular base-stations to enhance the signal coverage in the area of
interest.
Biomedical applications are among the emerging applications that can take
advantage of phased-array systems. For instance, phased array can be used
in microwave imaging to detect early stage breast cancer ([8]).
1.1.2 Doherty Power Amplier (DPA)
The market of wireless communication increased dramatically in the last
20 years, and the high demand in the network access has led many ser-
vice providers to investigate digital technology to satisfy all the users ([6]).
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These investigations brought to the development of complex digital modula-
tion schemes such as Orthogonal Frequency-Division Multiplexing (OFDM),
used in several 4G networks. These modulation schemes use amplitude mod-
ulated (AM) signals with high peak-to-average ratio (PAR), making more
challenging the design of the electronic circuits and in particular power am-
pliers ([11]).
The power amplication of amplitude modulated RF signals has mainly two
problems. The rst is that the envelope, and hence the modulating signal,
will be distorted if the amplier is used at its full nominal power level. The
second is that conventional power amplier designs only give maximum e-
ciency at a single power level, which is dependent on the circuit design but
it is usually near the maximum nominal power for the device. As the input
power is backed o from this point, the eciency drops quickly and the heat
dissipation can increase. The overall eect is therefore that the mean e-
ciency, which is much lower than the eciency at the maximum power level,
must be considered ([5]).
Several eciency enhancement techniques were invented over the years and
among them three classical techniques are worth to be mentioned: the En-
velope Elimination and Restoration (EER), the Envelope Tracking(ET) and
the Doherty Amplier. In this example the Doherty PA technique is pre-
sented.
The Doherty amplier conguration is realized using two power ampliers,
called the main (M) and the peak (P) ampliers. This technique allows to
realize an amplication process with higher eciency over a wide range of
output power with respect to a classic linear amplier conguration. The
peak amplier is turned o for low power levels, while the main amplier
alone provides the power to the load. The peak amplier starts to conduct
only when the output power exceeds a certain amount, dened as the output
power back-o, and together with the main amplier provides the necessary
power to the load. The main amplier is often biased in class AB while
the peak amplier in class C. The typical DPA eciency in function of the
output power is reported in gure 1.3. The curve of an AB class amplier is
also reported in the gure and as it can be seen the eciency of the Doherty
1.1. APPLICATIONS 7
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Figure 1.3: Dohery amplier versus standard class AB amplier eciency
(dashed line)
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Figure 1.4: Active load-pull concept used in the DPA architecture
amplier is clearly better ([13]).
The DPA conguration makes use of the active load-pull technique, i.e. the
concept that the impedance of an RF load can be modied by applying a
current from another phase coherent source ([5]). To fully understand the
DPA behaviour it is then useful to introduce rst this concept(Fig. 1.4).
Considering that the load voltage is VL = ZL(I1 + I2) it is than easy to
calculate the load impedance Z1 seen from the current generator I1, that is
Z1 = ZL

1 +
I2
I1

(1.3)
A similar expression can be found for the load impedance seen from the gen-
erator I2. From equation 1.3 in can be seen that the impedance seen from
one generator can be modulated by the current of the other generator. In
particular, the impedance Z1 can be increased if I2 is in phase with I1, while
it can be decreased if I2 and I1 are in anti-phase.
The Doherty amplier uses this concept with some small modications and
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Figure 1.5: Doherty power amplier
a practical implementation diagram is usually similar to the one reported in
gure 1.5. As it can be seen it is made of two ampliers which contribute is
combined through an impedance inverting network.
For small input power levels the DPA acts as a typical PA, since the main
device is conducting while the auxiliary is turned o due to its Class C bias
condition. Assuming that the auxiliary PA's output is an open-circuit in this
case, it is straightforward to deduce that the output impedance ZM of the
main amplier is 2Z0.
Increasing the input power level, the current supplied by the main amplier
to the load increases reaching the device saturation, hence the maximum
eciency condition. The key action of the Doherty amplier occurs in this
moment; in fact, for higher input power level the auxiliary device automati-
cally turns on, injecting current into the output load. This current increases
the output voltage and modulates the impedance ZM seen by the main de-
vice which, thanks to the impedance inverting network, becomes lower than
2Z0. In this way the main device is maintained in a constant maximum out-
put voltage, and thus maximum eciency condition. When both ampliers
contribute their maximum power, each device sees a load impedance of Z0
and contributes equally to the overall output power.
It is worth to notice that another inverting network is present on the signal
path of the auxiliary amplier. It is, in fact, necessary to compensate the
presence of the inverting network at the output of the main device and allow
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Figure 1.6: Doherty Power amplier with the amplitude/phase control circuit
the in phase sum of the signals on the load impedance.
In practical implementations of the Doherty amplier some important con-
siderations must be made. A key design constraint in any DPA is to match
the amplitude and phase of the signals at the input of the main VM and
peaking VP ampliers such that the desired load modulation is achieved and
the output signals are combined as expected at the summing node. Inde-
pendent variations in amplitude and/or phase of these signals, which may
arise for example from small variations in the manufacturing of the packaged
transistor, PCB tolerances and tolerances in surface mounted capacitors can
result in large performance dierences for the Doherty amplier. Phase and
amplitude control of the incident signals enables signicant performance im-
provement of the DPAs [14].
This is why phase shifters and attenuators are important in this system. In
fact, putting a cascade of an attenuator and a phase shifter in each of the two
paths of the Doherty conguration enables the control over the amplitude
and phase imbalances optimizing hence the signals combining at the output
node (g.1.6). This results in an optimization of the amplier eciency.
1.2 Target Specications
In the previous section two examples where phase shifters and attenuators
are used have been given. In particular, the aim of this thesis is the design
of these two blocks for the Doherty power amplier application ([15]) using
the Inneon 130nm CMOS technology with a high resistive substrate [16].
10 CHAPTER 1. INTRODUCTION
The tentative target specications for the phase shifter are reported in ta-
ble 1.1, while those for the programmable attenuator are reported in table
1.2. The target specications listed in the two tables are intended in the
f [GHz] S11[dB] IL[dB] [] Step[] P1dB[dBm]
2 <  10 < 3 > 45 < 6 > 20
Table 1.1: Phase shifter target specications
f [GHz] S11[dB] IL[dB] S21[dB] Step[dB] P1dB[dBm]
2 <  10 < 1:5 > 15 0:5 > 20
Table 1.2: Attenuator target specications
frequency range from 1GHz to 3GHz. This means that the unitary frac-
tional bandwidth is required. The two blocks must handle and have linear
behaviour for high input powers; the 1-dB compression-point P1dB should
be higher than 20dBm. Moreover, they have to be realized with only passive
components, and hence they should not consume power.
From table 1.1 it can be seen that the phase shifter should have an Insertion
Loss (IL) lower than 3dB and a phase shift range of at least 45 with steps of
6. Moreover it should achieve this task with an as low as possible insertion
loss variation over dierent phase shift congurations.
From table 1.2, instead, it can be seen that the attenuator should have an
attenuation range S21 of at least 15dB with steps of 0:5dB. Furthermore
the attenuator should show a phase variation  over dierent attenuation
settings less than 3.
1.3 Network Analysis Basics
The aim of this section is to recall some basic tools for network analysis
which have been often used in this work and which can be useful to more
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2-port
network
I1 I2
V1 V2
V1
+
V1
-
V2
+
V2
-
Figure 1.7: 2-port network
easily understand all the presented concepts. For a deeper discussion refer
to [1],[2].
1.3.1 The Scattering Matrix
Almost all circuits analysed in this thesis can be seen as passive linear two
port networks (Fig. 1.7). This kind of circuits can be characterized in various
ways. To simplify the analysis and also emphasize important design criteria,
it is often useful to use higher-level descriptions which mainly focus on the
input-output behaviour but neglect details of the internal circuit structure.
At lower frequencies the most common representations are the impedance
and admittance matrices, or a mixture of them.
A dierent way to describe a network, especially useful when dealing with
circuits at radio frequencies, is the scattering matrix. This matrix relates
the voltage waves incident on each ports to the voltage waves reected from
each port. If V +i is the amplitude of the voltage wave incident on port i and
V  i is the amplitude of the voltage wave reected from port i, the scattering
matrix [S] of a 2-port network is dened as:"
V  1
V  2
#
=
"
S11 S12
S21 S22
#"
V +1
V +2
#
(1.4)
where each specic element Sij is dened as:
Sij =
V  i
V +j

Vk=0 for k 6=j
(1.5)
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In words, the last equation says that Sij is found by driving the port j with an
incident wave of voltage V +j and measuring the reected wave amplitude V
 
i
coming out of the port i while all the other ports are terminated in matched
loads to avoid reections.
The use of S-parameters is mainly due to practical measurement reasons. In
fact, at radio frequencies it is dicult to provide adequate short- or open-
circuits which would be necessary to measure impedance ad admittance pa-
rameters. To measure S-parameters, instead, it is necessary to provide an
adequate matching condition at ports and this is much easier to do.
An interesting property of the scattering matrix, which will be used subse-
quently, is worth to be reminded. It regards reciprocal networks and states
that the scattering matrix in this cases is symmetric, i.e.:
S = ST (1.6)
where T stands for transpose of the matrix.
1.3.2 The ABCD Matrix
Another convenient network description used to represent (only) two port
networks is the transmission, or ABCD, matrix. The input port voltage and
current are related to the output port voltage and current through the next
equations: "
V1
I1
#
=
"
A B
C D
#"
V2
I2
#
(1.7)
where the A, B, C and D parameters made the transmission matrix. These
coecients can be found short-circuiting or open-circuiting the output port,
obtaining:
A =
V1
V2

I2=0
B =
V1
I2

V2=0
C =
I1
V2

I2=0
D =
I1
I2

V2=0
(1.8)
This model is particularly useful when dealing with the cascade of two or
more 2-port networks. In fact the ABCD matrix of this kind of system
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can be found by multiplying the ABCD matrices of the individual 2-port
networks. This is the reason why the sign convention of I2 has been chosen
to ow out of port 2 (see Fig. 1.7). In fact putting two stages in cascade the
current owing out from the rst stage goes inside the second stage and the
sign conventions agree.
Relation to S-Matrix
Even though the ABCD-parameters are dicult to measure in practice, they
are extremely useful for network analysis. Moreover, once the ABCD-matrix
coecients are known, the S-parameters can be easily calculated from them
through the next expressions:
S11 =
A+B=Z0   CZ0  D
A+B=Z0 + CZ0 +D
(1.9)
S12 =
2(AD  BC)
A+B=Z0 + CZ0 +D
(1.10)
S21 =
2
A+B=Z0 + CZ0 +D
(1.11)
S22 =
 A+B=Z0   CZ0 +D
A+B=Z0 + CZ0 +D
(1.12)
It is important to underline that these expressions are valid as soon as the
characteristic impedances are the same on all the ports (equal to Z0). Oth-
erwise dierent equations must be used (see [1]).
1.3.3 Mutual Inductors
Another element which is widely used in this work and which is worth to
be recalled is the transformer. As an anticipation the transformer will be
used instead of two uncoupled inductors exploiting the mutual inductance
to increase the eective inductance. In the appendix B it is shown how this
fact can be achieved.
A transformer, which electrical representation is reported in gure 1.8, can
be mathematically described through the following equations:
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I1
V1
I2
V2
k,M
Figure 1.8: A transformer representation
8<:V1 = i!L1I1 + i!MI2V2 = i!MI1 + i!L2I2 (1.13)
The coecient M is called mutual induction coecient and it takes into ac-
count the interaction between inductors and it can be both positive and neg-
ative. The mutual induction coecient is positive (M > 0) if the magnetic
eld lines generated from the coils have the same direction when concate-
nated to each other; the mutual induction coecient is negative (M < 0)
otherwise. Moreover, higher M coecient means that higher is the quantity
of the magnetic eld lines generated from one inductor that are concatenated
with the other.
Another parameter often used and closely related to M is the coupling coef-
cient k, dened as:
k =
Mp
L1L2
; jkj 6 1 (1.14)
The coupling coecient is null (k = 0) when no interaction between in-
ductors is present; instead, its magnitude is unitary (jkj = 1) when all the
magnetic eld lines generated from one inductor are concatenated with the
other. Moreover, it is worth to observe that the mutual induction and the
coupling coecients have the same sign, hence the considerations made for
M are valid also for k.
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1.3.4 Linearity - P1dB
The distortion is a phenomenon related to the fact that real devices (transis-
tors, diodes etc..) are non linear, and this origins spurious frequency contri-
butions. Any dierence in the shape of the input and the output waveforms
versus time, not considering scaling factor and time translation, is called dis-
tortion. For example, MOSFETs are often used as switches and when they
are in the closed state they can be represented with a series resistance, which
is due to the channel resistance of the MOS. For small signals this resistance
can be assumed linear and the overall system is not aected. However, when
the signal amplitude increases, the channel resistance starts to deviate from
the linear behaviour and the overall system linearity is aected.
For a memoryless non-linear system the input/output characteristic can be
approximated with a polynomial ([4]):
y(t) = a0 + a1x(t) + a2x
2(t) + a3x
3(t) +    (1.15)
where x(t) and y(t) are, respectively, the input and output signals while ai
coecients represent the response of the system. The coecient a0 represents
the dc component of the output signal, a1 is the linear gain of the system,
whereas a2, a3, ..., describe the distortion of the system.
Assuming that the input signal is a pure sinusoid x(t) = A cos(!t), and re-
membering the trigonometric relations cos2(x) = (1+cos(2x))=2 and cos3(x) =
(3 cos(x) + cos(3x))=4, the output signal of equation 1.15, truncated at the
third order, can be expressed as:
y(t) = a0 + a1A cos(!t) + a2A
2 cos2(!t) + a3A
3 cos3(!t)
=

a0 +
a2A
2
2

+

a1A+
3a3A
3
4

cos(!t)+
+
a2A
2
2
cos(2!t) +
a3A
3
4
cos(3!t)
(1.16)
It can be seen that due to non-linearities in the system, even if at the input
a single-tone signal is applied, higher order harmonics are present at the
output. Moreover, the second order distortion causes a DC oset, while the
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Figure 1.9: 1-dB compression-point
third order distortion produces a gain variation.
Dierent gures of merit exist to quantify the harmonic distortion of a system
([4]). In this work the 1-dB compression-point (P1dB) will be prevalently
used. Looking at the fundamental tone term in Eq. 1.16
y(t) =   +

a1A+
3a3A
3
4

cos(!t) +    (1.17)
it can bee seen that it depends on the third order distortion. Often a3 < 0
which leads to a gain reduction (or compression). This gain compression
aects the system for higher amplitudes A of the input signal. The 1-dB
compression-point is dened as the input amplitude (or power) value which
causes the gain to drop by 1dB compared to the ideal case. This concept is
represented in gure 1.9.
It is worth to notice that here, for simplicity, it has been assumed a maxi-
mum 3rd order distortion. In general higher order distortions can be present
in the system and they also inuence the gain variation, as well as the DC
signal value.
Chapter 2
Analysis and Design of a Phase
Shifter
In the previous chapter some of the applications where phase shifters can
be used have been presented. In phased arrays, for example, they are used
to change the pattern of a multiple-antenna system while in the Doherty
Power Ampliers they are used to compensate the parasitics eect and hence
optimize the power ampliers eciency.
In this chapter, phase shifters will be discussed more in detail. Dierent
possible ways in which they can be realized are presented and among them
the -network topology is chosen for a deep analysis and a successive design
of a phase shifter for DPA application.
Finally, an alternative topology, which has been explored trying to obtain
better circuit performance mainly in terms of insertion loss, is presented.
2.1 Introduction to Phase Shifters
A phase shifter is a two port network which permits the control of the phase
dierence between the output and the input signals by means of a control
signal (DC voltage). In other words, considering the notation reported in
gure 2.1, it is possible to control the parameter . Ideally this phase shift
should be achieved without losses.
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Phase
Shifter
si(t)=cos( t) so(t)=cos( t-Δϕ)
Figure 2.1: 2-port phase shifter
Dierent phase shifter types have been presented over the years and the
choice of which one to implement depends on the available technology and
the application. One rst distinction that can be made is between analog
and digital phase shifters. In analog phase shifters the phase dierence can
be varied in a continuous manner by means of a continuous variation of the
control signal. On the other hand, in digital phase shifters, the phase dier-
ence can be changed only within a nite set of values; in many applications,
however, it is enough.
From the technology point of view, semiconductor phase shifters are here
considered. They can be made in mainly two dierent ways: the rst one
is based on the use of Micro Electro-Mechanical Systems (MEMS) ([18])
while the second on semiconductor devices(pin diodes, MOSFETs) ([24] -
[31]). The former technology basically makes available less lossy switches
compared to the latter one, however it is not always available. With regard
to the latter one, the choice is often between gallium arsenide (GaAs) and
silicon (Si) technologies and it is based on the compromise between perfor-
mances and costs. The goal of this work was to design a state of the art
circuit, using a CMOS process.
Phase shifters using semiconductor devices can be mainly of the reection
or transmission type. A reection-type phase shifter (RTPS) consists of a
hybrid 90 coupler combined with two reective loads [31]. Its operation is
reported in gure 2.2. The input signal is split in two equal parts which reach
the loads with a 90 phase dierence between them. Each part is then re-
ected again by a load with an input impedance (ZL) which is dierent from
the characteristic impedance of the coupler (Z0). This impedance dierence
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Figure 2.2: Operation of a reective-type phase shifter
introduces a phase shift () which is equal to the phase of the reection
coecient :
 =
ZL   Z0
ZL + Z0
(2.1)
The reected signals are then split and phase shifted again by the coupler,
obtaining that signals arriving at the input are in opposition of phase and
they cancel each other, while the signals arriving at the output are in phase
and sum constructively with a total phase shift (compared to the input) of
90 +. Changing hence the load impedances it is possible to change the
phase dierence between output and input. This can be done, for example,
by varying the load capacitance with a simple varactor. The choice of the
reective load depends on the required phase shift and allowable losses. In
fact, the use of a complex load can give a high phase shift from one side, but
from the other it gives also high losses. Hence a compromise for a specic
application should be found.
The other type of phase shifters, transmission-type, can be further divided
into two groups: switched-line and loaded-line phase shifters. The switched-
line phase shifter is, conceptually, the simplest one. The basic conguration
for a 1-bit phase shifter is shown in gure 2.3. As it can be seen, two sig-
nal paths for the signal are possible and the two Single-Pole-Double-Throw
(SPDT) switches are used to chose one of them. The two paths are usually
realized with transmission lines having a dierent length. When the sig-
nal passes through the longest path it experiences an additional phase delay
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l1
l2
IN OUT
Figure 2.3: Switched-line phase shifter
compared to the other path of:
 =
2f
vp
l (2.2)
where vp is the phase velocity. In this type of phase shifter the insertion loss
is mainly due to the switches, hence the use of this solution is legitimate only
if a technology with good switches is available.
An interesting thing which can be observed in switched-line phase shifters
is that the phase shift  is proportional to the frequency. This is actually
obvious, since transmission lines introduce a constant time delay. Hence the
time delay dierence between the two paths can be expressed as:
 =
l
vp
(2.3)
Because of this feature, switched-line phase shifters are also called switched
delay lines. This concept is presented in detail in the next subsection, where
the dierence between constant phase shift and constant time delay will be
explained.
The other type of phase shifters is the loaded-line phase shifters. It is mainly
based on a uniform transmission line which is periodically loaded with small
reactive impedances. A simple example, to better explain this concept, is
shown in gure 2.4. It can be shown ([3]) that if YL is the susceptance of the
loaded impedance and Z0 is the characteristic impedance of the transmission
line, then the phase shift introduced by the phase shifter can be expressed
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Figure 2.4: Loaded-line phase shifter
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Figure 2.5: Ideal phase response of a Phase Shifter and a True Time Delay
for dierent phase shift congurations
as:
 = tan 1

YLZ0
2

(2.4)
This topology is the basic idea of this work, hence it will be deeply analysed
in this chapter.
2.1.1 Phase Shifter vs True Time Delay (TTD)
In section 2.1 it has been seen that switching between two transmission lines
introduces a constant time delay dierence instead of a constant phase shift
dierence. Actually this type of circuits should be rather called delay lines,
or also True Time Delay (TTD) phase shifters.
To better explain this concept the ideal phase shift response for both phase
shifter and TTD is reported in gure 2.5. From the gure it can be seen that,
for both of these elements, it is possible to change the desired phase shift.
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However, the various shifting congurations are dierent between them in
the two cases. In the phase shifter dierent congurations have the same
slope and hence the phase dierence between two dierent congurations is
constant over frequency. In the TTD, instead, dierent congurations have
dierent slope and the phase dierence between two dierent congurations
is not constant over frequency. What is constant in this case is the group
delay dierence between various congurations, which is dened as:
g =  d
d!
(2.5)
The choice of which of the two types to use depends mainly on the appli-
cation. In narrow band systems the two solutions usually have similar be-
haviour. In wide band systems, for example timed arrays, the TTD should
be used otherwise the presence of signal dispersion could worsen degrades
the system performances ([23]).
2.1.2 Specications in the Time Domain
The initial specications have been set considering the phase of the signal and
hence the desired phase shift. As it has been shown previously a TTD phase
shifter has a constant time delay instead of the phase shift. In this work,
after an accurate analysis of the system, it has been decided to implement
a TTD phase shifter. Therefore, the specications have been translated in
the time domain and are reported in table 2.1, for convenience. The targets
f [GHz] S11[dB] IL[dB] g[ps] Step[ps] P1dB[dBm]
2 <  10 < 3 > 65 < 8 > 20
Table 2.1: Phase shifter TTD target specications
reported in table 2.1 are intended for a frequency range of 1 3GHz. They
have been obtained expressing in time the specications presented in the
table 1.1. The conversion phase-time has been made considering a frequency
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Figure 2.6: Lumped delay line, topology also called    network
of 2GHz. For example the specication on the step comes from the fact that
6 corresponds to 6=360  1=(2GHz) ' 8ps.
2.2 Tunable Delay Line
Phase shifter topologies presented so far mainly use transmission lines. Con-
sidering that the center frequency of the phase shifter designed in this work
is 2GHz, the use of one of these solutions would probably complicate the
design. In fact, a signal at this frequency has a wavelength  of about 4cm
in the used CMOS technology and a phase shift  of 45 would require
a transmission line of at least 0:05cm length for the switched line topology.
Implementing a line of this length in the CMOS technology would mean to
accept a circuit with high losses; this is unacceptable considering that one of
the requirement is to minimize the losses as much as possible.
Even though transmission lines oer wide bandwidth, for applications under
4  5GHz an often used concept is lumped delay lines. Considering the net-
work in gure 2.6, it is made using lumped elements and it can be seen as an
approximation of a transmission line with characteristic impedance Z0 over a
nite bandwidth, that is for frequencies lower than the cut-o frequency fc;
these parameters, as will be shown soon, are related to the circuit elements
through the following expressions:
Z0 =
r
L
C
; fc =
1
2
p
LC
=
!c
2
(2.6)
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Moreover, a signal which goes through this circuit undergoes a group delay
of:
g = 2
p
LC (2.7)
Even though this solution has a nite bandwidth, it allows to have a greater
control over the line parameters. In fact, for example, varying the inductance
or the capacitance value it is possible to vary the delay. It is true that also
the characteristic impedance and the cut-o frequency vary but this is not
necessarily a problem, as will be seen soon.
The equations just presented are valid for frequencies much smaller than
the cut-o frequency; a deeper analysis of the -network of gure 2.6 is
now made with the aim to extract the equations which completely describes
the circuit behaviour, even for frequencies higher than the cut-o frequency.
Exploiting the calculus reported in the appendix A for the generic -network,
the ABCD-matrix of the lumped delay line results:"
A B
C D
#
=
"
1  !22LC i!2L
i!2(1  !2LC2) 1  !22LC
#
(2.8)
Remembering the equations 1.9 and 1.11, reported in the introduction, which
relates the ABCD parameters to the S-parameters, it is possible to calculate
the reection coecient S11 and the transmission coecient S21 as:
S11 =
A+B=Z0   CZ0  D
A+B=Z0 + CZ0 +D
(2.9)
S21 =
2
A+B=Z0 + CZ0 +D
(2.10)
The coecients S22 and S12 are not reported since the network is symmetric
and they are equal to S11 and S21, respectively.
Let's consider for a moment the rst expression. When a generator with
internal impedance Zg drives a transmission line, the latter has to have a
characteristic impedance Z0 = Zg to satisfy the matching condition. This
matching consideration derives from the condition that no reections occur
at the input port, that is S11 = 0. Applying the same condition to the rst
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equation allows to extract the characteristic impedance associated to the
-network (which will be called cell in this context):
S11 = 0 ) Z0c(!) =
s
L
C

1 

!
!c
2 1
(2.11)
where !c = 1=
p
LC is the cut-o angular frequency and represents the fre-
quency at which the characteristic impedance becomes imaginary. Notice
that in the last expression Z0c notation has been used instead of Z0 with
the aim to emphasize the fact that the characteristic impedance of the cell
is considered.
Focusing now on the equation 2.10 and substituting the ABCD parameters,
the transmission coecient S21 is obtained:
S21(i!) =
1
(1  2!2=!2c ) + i[!(L=Z0 + CZ0)  !3CZ0=!2c ]
(2.12)
Note that S21 mostly inuences the insertion loss of the cell. However, in
these expression only the nite bandwidth is taken into account since the
inductor and capacitor are assumed to be ideal (innite quality factor Q).
The introduction of parasitics would heavily complicate the discussion and
increase the risk to ignore more important things for the design. This task
is left to the simulators.
The phase dierence introduced by the cell can be calculated now, looking
at the phase of the transmission coecient S21
21(!) =   arctan

!(L=Z0 + CZ0)  !3CZ0=!2c
1  2!2=!2c

(2.13)
Finally, the group delay of the cell, dened as the derivative of the phase with
respect to frequency, can be calculated from the last equation and results:
g(!) =   d
d!
[21(!)] =
(L=Z0 + CZ0)(1 + 2!
2=!2c )  !2CZ0(3  2!2=!2c )=!2c
(1  2!2=!2c )2 + !2(L=Z0 + CZ0   !2CZ0=!2c )2
(2.14)
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Supposing now that the matching condition is satised, i.e. Z0c = Z0, the
last equation can be written in a simple way for frequencies much smaller
than the cut-o frequency as:
g;DC = g(0) = 2
p
LC (2.15)
As expected this equation coincides with the equation 2.7 introduced at the
beginning of this section, when the lumped delay network has been intro-
duced. It gives a rule of thumb on the selection of the component values.
Note also that from the last equation it can be seen that:
g;DC = 2
p
LC =
2
!c
(2.16)
which means that there is a limit on the maximum delay which can be intro-
duced from a single cell for a specic bandwidth. In fact, as it will be seen
later, higher delays can be obtained by the cascade of more cells.
A variable delay element is able to change the group delay depending on
the value of the control signal. The last equation suggests that this can be
done by simply changing the capacitance or the inductance value. In passive
circuits a variable capacitance is much easily done, for example with var-
actors. Hence, replacing the capacitors in the schematic of gure 2.6 with
varactors, a variable delay element can be obtained. However, the change
of the capacitance values leads to a change of the characteristic impedance
of the cell Z0c. Since the source and load impedances are xed and equal
to Z0, the cell cannot be perfectly matched both when the capacitance is
minimum Cmin and maximum CMAX . Therefore the group delay dierence
g between maximum and minimum capacitance congurations must be
derived from the general g(!) equation:
g;DC = g;DC jC=CMAX   g;DC jC=Cmin = (  1)CminZ0 (2.17)
where  = CMAX=Cmin. Considering that a capacitance variation results in
a characteristic impedance variation, a good matching condition for both the
maximum and minimum capacitance cases is when the source/load impedance
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Z0 is equal to the geometrical mean of the minimum Z0c;min and maximum
Z0c;MAX characteristic impedance of the cell ([8]), i.e.:
Z0c;opt =
p
Z0c;minZ0c;MAX (2.18)
In this condition the group delay dierence of the cell can be expressed as:
g;DC =
(  1)
4
p

p
LCmin (2.19)
From the last equation it can be seen that the  coecient results in a larger
delay variation per cell. However, as it has just been shown, the change of
the capacitance leads to a change of the characteristic impedance of the cell.
As a result, a higher  causes a higher Z0c variation and hence a lower input
matching which is associated with a higher insertion loss.
To better explain the concept on which is based this delay element, an ex-
ample of design is reported in gure 2.7. Some of the parameters, introduced
in the previous discussion, are shown in this gure with two curves per plot
which represents the maximum and minimum capacitance cases. The cell has
been designed to have a group delay dierence g of 17ps and characteristic
impedance Z0c is 70
. These values are similar to the values of the nally
designed delay line and they can already give some clues on its behaviour.
The gure 2.7(a) shows that the reection coecient S11 is lower than  17dB
over all the band. A rule of thumb usually used is S11 <  10dB, which means
that less than 10% of the power is reected from the cell. Hence, in this case,
even if the characteristic impedance of the cell (Fig. 2.7(d)) is not constant,
this is not a problem. It could become important if the delay dierence asked
to the cell is substantially higher than 17ps; however in this case even the
nite bandwidth would become a problem. In fact, as it can be seen from the
gure 2.7(c), the maximum capacitance case curve starts to increase around
3:5   4GHz and this is due to the nite bandwidth. This increase intro-
duces delay error in the cell which, for low bandwidth values, can become
important. Observe that, as it can be seen easily from the formulas previ-
ously derived, higher capacitance C means higher group delay g but also
28 CHAPTER 2. ANALYSIS AND DESIGN OF A PHASE SHIFTER
0 1 2 3 4 5−70
−60
−50
−40
−30
−20
−10
Frequency [GHz]
S 1
1 
[dB
]
(a) Reection Coecient
0 1 2 3 4 5−0.25
−0.2
−0.15
−0.1
−0.05
0
Frequency [GHz]
S 2
1 
[dB
]
(b) Transmission Coecient
0 1 2 3 4 520
25
30
35
40
45
50
Frequency [GHz]
τ g
 
[ps
]
(c) Group Delay
0 1 2 3 4 550
60
70
80
90
100
Frequency [GHz]
Z 0
c 
[Ω
]
(d) Characteristic Impedance
Figure 2.7: Tunable delay element concept. In gure are reported graphics
for the CMAX and Cmin (dashed line) cases
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Figure 2.8: Comparison between innite quality factor of the components
(grey lines) and nite quality factor. Dashed lines represent the Cmin case
lower characteristic impedance Z0c and cut-o frequency fc. This fact sets
the limit on the maximum delay variation obtainable from a single cell.
In this example ideal components have been assumed, that is innite quality
factor for both capacitor and inductor. If parasitics are introduced, which
means to consider the nite quality factor of the reactive elements, the cell
behaves slightly dierent. Figure 2.8 shows the comparison between the ideal
case (dashed line) and a more realistic case where the inductor and the ca-
pacitor have nite quality factors of, respectively, QL = 10 and QC = 20. It
can be observed that the most remarkable changes concern the transmission
coecient and the group delay dierence, while the other two parameters do
30 CHAPTER 2. ANALYSIS AND DESIGN OF A PHASE SHIFTER
not change signicantly.
2.3 Cell Design
The -network topology previously introduced and used to realize the phase
shifter is a passive network and it is basically made of inductors and ca-
pacitors. As it has been seen from the last examples these elements have a
nite quality factor Q, which means that some parasitic series resistances are
present in the circuit. The main eect of these resistances, as it can be seen
from the gure 2.8(b) is to introduce additional losses and they should be
made as low as possible with an accurate design of the reactive elements. In
this section some guidelines for the optimal design of these components are
presented, starting from the inductor.
2.3.1 Inductors Design
An often used method to realize on-chip inductors is the planar spiral. Figure
2.9 shows some possible shapes. In terms of the inductance and the qual-
ity factor values, dierent shapes have dierent characteristics. A circular
shape is usually better than the square one in terms of the quality factor Q
and the choice of which one to implement mainly depends on the available
technology. On the other hand, the characteristics of the inductor like the
area, number of turns, width of the strips etc. are usually inuenced by the
application. For a detailed discussion about IC inductors see [2],[19].
Another possibility to realize on-chip inductors is to use active circuits to
synthesize the equivalent of an inductor. These circuits, however, introduce
more distortion and power consumption than a passive implementation and
considering that in this work it is required no power consumption, the passive
solution has been chosen.
When more than one inductor is required from the circuit topology, as it
is the case in the -network presented previously, another possibility is to
use a transformer instead of uncoupled inductors. An example of a possible
implementation as a planar spirals is shown in gure 2.10 for the case of two
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(a) Rectangular (b) Octagonal
Figure 2.9: Possible inductor shapes
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Figure 2.10: Interleaved transformer
inductors. In fact, exploiting the coupling between inductors, it is possible to
obtain higher eective inductances value for the same on-chip area. Or, from
the other point of view, the same inductances value can be implemented in
a smaller area. It is important to notice that this is not a general rule; in
this case the higher inductance is obtained because of the dierential driving
signals. This concepts are better explained in the appendix B. Furthermore
it is shown that the increase is closely related to the coupling coecient k.
Higher k means also higher increase in the eective inductance. The trans-
former in gure 2.10, usually called interleaved transformer, is well suited for
four-port applications that demand symmetry. For this reason it is a good
solution to be used in the -network topology.
The inductors are mainly described by two parameters, that is the inductance
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value L and the quality factor Q. The quality factor is dened as:
Q(!) =
!L(!)
Rs(!)
(2.20)
where Rs is the series parasitic resistance. It is worth to notice that all the
parameters are frequency dependent. However focusing on a suciently nite
bandwidth they can be considered almost constant. Usually the inductance
and the quality factor values are specied at a determined frequency.
Another important parameter to be considered are the parasitic capacitances.
In an inductor they mainly account for the existing capacitance between the
coils and the substrate. In the transformer also a capacitance between dif-
ferent coils is present. Considering that in the dierential  topology used in
this work this parasitic capacitance goes in parallel to the external capacitor,
it should be taken into account in the design. Its presence results in a lower
overall  coecient and hence lower delay, which should be compensated
with a proper design of varactors.
From all these considerations it is clear that an accurate design of the induc-
tors is important to achieve better performance. Some important guidelines
which have been taken into account for this purpose are here reported:
 The strip width (spiral width) leverages the series resistance and par-
asitic capacitance towards substrate. Lower width means lower capac-
itance but higher resistance. On the other side, however, higher width
means higher capacitance but lower resistance only if the skin eect
is negligible. Considering that this eect depends on the frequency,
increasing the width to reduce the series resistance, hence increasing
the quality factor, brings benets up to a certain point.
 The inductor should not be lled up to the center. In fact, the most
inner turns would give a high resistive but a limited inductive contri-
bution which results in an inductance reduction, and hence a quality
factor reduction.
 The distance between coils leverages the parasitic capacitances between
coils. Higher distance means lower capacitance but also lower coupling
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Figure 2.11: Designed transformer
coecient. On the other side lower distance results in an increasing of
both k and capacitances. Considering that this parasitic capacitance
goes in parallel with the external one, it should be minimized in order
to improve the delay tuning capacity of the cell.
Taking into account the last observations and the design specications, the
transformer has been fully designed on the higher metal layer to maximize
the quality factor (lowest sheet resistance). Considering that the technology
allows 45 strips it has been designed having an octagonal shape; the oval
form has been used to save some horizontal space. The optimal value of the
strips width has been found to be 7:5m. Moreover, the optimal distance
between strips, which has permitted to keep low parasitic capacitances while
maintaining a good coupling coecient, has found to be 4m. With an area
of 160  200m2 and 2:5 turns the resulting transformer layout is reported
in gure 2.11. The transformer presents an eective inductance value of
1:7nH and a quality factor of 10 at the frequency of 2GHz. This is achieved
through a 0:61 coupling coecient. For convenience, some of the transformer
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A[m2] Coil turns Leff [nH] Rs[
] k Q Cp[fF ]
160 200 2:5 1:7 2:1 0:61 10:1 83
Table 2.2: Designed transformer characteristics at 2GHz
characteristics are reported in table 2.2. The capacitance Cp considers the
parasitic capacitance between the inductors and toward substrate. Its eect
is to increase the overall cell capacitance C.
A dierent solution which could come in mind to save some area is to put
the coils on dierent metal layers. In this case, however, a substantially
higher sheet resistance of the lower metal layer would lead to an asymmetric
transformer which in this case is an unwanted eect.
It is important to underline that the transformer has been accurately simu-
lated with an EM simulator. In fact all the parameters here reported have
been extracted from this simulation results, which are reported in gure 2.12.
An important thing to observe is that the gures 2.12(a) and (c) do not take
into account the coupling. So they represent the inductance and quality fac-
tor values of one inductor while the other is an open-circuit. The eective
values are increased by the (1 + k) factor.
2.3.2 Varactors Design
In the previous section the transformer has been analysed. The other impor-
tant elements are the variable capacitors, which will be analysed here.
As anticipated, a variable delay element is able to change its delay congura-
tion and this can be done replacing the capacitors with varactors. A varactor
is a component which oers a variable capacitance depending on the voltage
of the control signal (DC bias). Dierent possible congurations exist to
obtain a varactor in CMOS technology (see [20, 21]). The conguration used
in this work is the dierential nMOSFET varactor reported in gure 2.13.
As it can be seen the signal in this case is applied to the gates terminal while
the control signal is applied to the drain/source terminals (the bulk terminal
is grounded). The common mode voltage is put to VDD in order to have a
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Figure 2.13: Dierential MOS-varactor
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positive control signal voltage Vc 2 f0; VDDg.
When the control voltage is 0 the gate-source voltage is greater than the
threshold voltage of the MOS and the channel is formed; the varactor is in
the maximum capacitance conguration
CMAX =
1
2
(Cgc + Col(s) + Col(d)) (2.21)
Note that the 1=2 factor is present because the dierential capacitance is
considered.
On the other hand, when the control voltage is VDD the gate-source voltage is
lower than the threshold voltage; the varactor is in the minimum capacitance
conguration
Cmin =
1
2
(Cgb + Col(s) + Col(d)) (2.22)
The resulting dierential varactor capacitance is reported in gure 2.14, in
function of the control signal. The asymmetry (the transition from the max-
imum to the minimum capacitance value is around 0:8VDD and not 0:5VDD)
comes from the fact that the common mode voltage is set to VDD. It can be
made symmetric lowering the common mode, however this is not necessary
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Lmin
in this case. Furthermore, a voltage reference would be needed in this case.
From the design point of view, as it has already been seen, the ratio between
the maximum and minimum capacitance is also important:
 =
CMAX
Cmin
(2.23)
In fact, the delay dierence depends directly on it. It can be shown that this
coecient depends only on the channel length, at least as soon as the channel
widthW is much higher than the channel length Lc. This fact is shown in the
appendix C. In gure 2.15 the  coecient is plotted in function of Lc and
this plot is very useful for the design. Note that this curve does not take into
account the parasitic capacitances due to the layout, which are inevitably
present. Their presence results in an  coecient reduction which depends
on the transistors dimensions and should be taken into account during the
design.
Another important parameter is the quality factor of the varactor and it
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W [m] Lc[m] nf Cmin[fF ] CMAX [fF ]  Rg[
] Q(2GHz)
116:3Lmin 1:22Lmin 9 40 104 2:6 10:2 48
Table 2.3: Characteristics of the nMOSFETs used to realize the varactor
basically depends on the parasitic gate resistance Rg. It is dened as:
Q =
1
!CRg
(2.24)
and considering that two possible congurations are present the maximum
capacitance case is usually considered, which represents the worst case for Q.
The gate resistance depends on mainly two factors in this case: the layout and
the channel resistance [21]. A poorly edited layout can heavily inuence the
quality factor of the varactor so it is important not to neglect this fact. For
example, a multi-nger transistor helps to keep low this contribute because
it shorten the connections. The channel resistance, instead, is a function of
the ratio between the channel length and width. Therefore a lower channel
length means lower channel resistance. On the other hand, however, the 
coecient is proportional to the channel length and a low  value means less
delay per cell. In this case, to keep the delay constant, bigger components
should be used and this results in a lower bandwidth. It is thus important
to nd a compromise between  and the channel resistance.
The characteristics of the nMOSFETs used to realize the nal varactor are
summarized in table 2.3.
2.3.3 Design Summary
In the previous two sections the design of the passive elements has been
analysed in detail. The summary of the designed cell characteristics is here
reported.
The nal cell is represented in gure 2.16. It has been designed to obtain a
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Figure 2.16: Final cell
variable delay of 17ps and exhibits a characteristic impedance from Z0c;min =
59
 to Z0c;MAX = 84
; hence, the optimal characteristic impedance is 70
.
From the gure, it is also visible that the capacitor has been replaced with the
parallel of four varactors and each varactor is driven by a dierent control
signal. Thus 4-bits are necessary to chose the desired delay with steps of
4:25ps. This results in a total area of 270 250m2.
2.4 Delay Extension and Control
In the previous section the design of the cell which presents a delay variation
of 17ps has been done. The total delay variation of 68ps has been obtained
by the cascade of four of this cells fullling hence the specications.
Each cell has four dierent delay congurations and to achieve this a 4-bit
control signal is necessary. With four cells a 16-bit control signal is required.
A simply way to do this is with a Serial-Parallel Interface (SPI), for example
a shift register.
An important issue rises at this point and it regards the manner in which
should be controlled the delay. In fact many dierent ways exists to program
a specic delay; for example, a delay of 2  4:25ps = 8:5ps can be obtained
turning on two couples of varactors in the same cell but also turning on two
couples of varactors in two dierent cells (one per each cell).
Considering a single cell, it has been seen that dierent delay congurations
results in a dierent characteristic impedance Z0c. Hence, considering the
cascade of cells, a dierent delay conguration means also that the charac-
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Figure 2.17: Delay extension with an optimal delay control solution
teristic impedance between cells are dierent. Higher is this dierence higher
are the reections between cells, which results in higher losses.
In this work an optimal solution has been implemented turning on as rst
a couple of varactors per each cell, then the second one and so on. In this
way the dierence in characteristic impedance between cells is minimized and
hence also the losses. The block diagram of this solution is reported in gure
2.17. The whole delay line occupies an area of 1080 250m2, excluding the
shift registers which, as will be seen in the layout chapter, requires a small
amount of area.
2.5 Another Explored Topology
During the the design of the phase shifter, besides the nally implemented
loaded-line solution, another topology which is worth to be mentioned has
been analysed. The technology used in this work has a high resistive sub-
strate which makes available good RF switches. In this explored solution it
has been tried to exploit these devices to obtain better performances com-
pared to loaded-line case, especially concerning the insertion loss.
The circuit which has been tried to implement is based on the reduction
of the number of stages used, thus reducing the parasitic resistances due to
the inductors and hence potentially decreasing the insertion loss ([32]). It
is based on the two stages block diagram reported in gure 2.18. The rst
stage is a ne delay element (FDE) and it gives the ne tuning of the total
delay. It can be realized with the -network topology previously used for
the nal design of the delay line. The second stage, instead, is made of a
coarse delay element (CDE) and it covers much more delay than the FDE
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Figure 2.18: Fine - Coarse tuning concept
but with a lower resolution (delay step variation). The choice between the
various path in the CDE is made with switches put at both input and out-
put, in a similar way it is done in the switched-line phase shifter previously
presented, but with 3 possible signal paths. The CDE can be seen as made
of more switched-line topologies put in parallel to give more delay congu-
rations. The various paths can be also realized with a -network topology,
but with a xed time delay. To have a consistent comparison it has been
tried to achieve the same delay of the delay line previously analysed (68ps).
This can be obtained with a FDE with a total delay variation of 23ps and a
CDE with a total delay variation of 46ps with a resolution of 23ps (2 possible
steps). The choice of this conguration derives from the fact that more than
one stage of CDEs increases proportionally the number of switches and hence
the losses. On the other hand, more paths in the single CDE increase the
parasitic capacitances at the nodes and hence reduce the bandwidth. In fact,
to compensate the presence of these capacitances, which results in a higher
delay for the reference case, more delay is required from the other paths,
which results in a reduction of the bandwidth.
Dierent simulations have been done trying to make better this circuit com-
pared to the loaded-line but the insertion loss was still higher. Moreover
some other problems have been encountered. One of them is the fact that
the FDE should have a higher delay than the 23ps; in fact, it should cover
a 15  20% more than the CDE step to cover PVT variations. This results
in an even more reduction of the bandwidth which could be overcome by
realizing the FDE with two cells; in fact lower delay per cell means higher
bandwidth as it has been shown in equation 2.16. However, this solution
would increase the losses. Another problem was the dierent behaviour of
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the various delay curves due to the dierences between the bandwidths of
the FDE and CDE. In fact, a FDE has a denitely lower bandwidth than
the CDE for the same total delay variation. This resulted in the crossing of
some of the delay curves, even in the bandwidth of interest. The problem is
again due to the FDE which has a low bandwidth. All these considerations
brought to prefer the loaded-line solution instead of the ne-coarse concept
here presented.
2.6 Summary
In this chapter dierent types of phase shifters have been presented and
among them the lumped transmission line has been deeply analysed and
used to design a TTD phase shifter (delay line).
The design started from the single cell delay line, which has been made to
give a delay variation of 17ps. 4 of this cell have been then put in cascade to
obtain an overall delay line with a total delay variation of 68ps. It exhibits a
characteristic impedance which varies from Z0c;min = 59
 to Z0c;MAX = 84
;
hence, the optimal characteristic impedance is 70
. It is controlled by a shift
register with 16-bits which give a resolution of 4:25ps. This results in a total
area of 1080 250m2.
Chapter 3
Analysis and Design of an
Attenuator
In the introduction some of the applications in which attenuators can be used
have been presented. In phased arrays, for example, it can be used with a
phase shifter to the change the pattern of a multiple-antenna system while
in the Doherty power ampliers it is used to compensate for the mismatch
between dierent stages and hence optimize the power amplier eciency.
In this chapter, attenuators are discussed more in detail. Dierent possible
ways in which they can be realized are presented and among them the -
network topology is chosen for the design of a variable attenuator for DPA
application. The topology is analysed in detail deriving all the necessary
equations and the design is then performed to satisfy the target specications.
3.1 Introduction to Programmable Attenua-
tors
An attenuator is a passive two port network which permits the control of the
amplitude of the input signal by means of a control voltage (DC bias). In
other words, considering the notation reported in gure 3.1, it is possible to
control the parameter A. In an attenuator this value is lower or equal than 1
(jAj  1) while in an amplier it is higher or equal than 1 (jAj  1). More-
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Attenuatorsi(t) so(t) = A·si(t)
Figure 3.1: 2-port attenuator
over this attenuation should be, ideally, achieved without phase shifting. In
fact, attenuators are usually realized with resistors which ideally should not
introduce phase dierences between output and input. In practice, however,
parasitic capacitances are associated with these resistors and hence phase
shifting is present. In this case, depending on the application, it could be
desirable to have a constant phase shift over dierent attenuation congura-
tions (e.g. phased arrays).
From the technology point of view, attenuators are often made in GaAs
([34]-[37]) which makes available good performance RF switches, resulting
thus in low insertion loss circuits. However this technology is quite expensive
and often a cheaper solution is wanted. In these cases CMOS technologies
([38]-[41]) are used at the expense of higher losses. However, if a high re-
sistive substrate process is available, good RF switches can also be obtained
in CMOS technologies. Fortunately this process has been available for this
work and it has been fully exploited.
Attenuators can be distinguished in analog and digital ones. In analog at-
tenuators ([37]-[40]), the attenuation can be varied in a continuous manner
by means of a continuous variation of the control signal. For example, a
continuous current bias is used in circuits made of pin diodes to change
their resistance while a continuous voltage bias is used in circuits containing
FETs. In digital attenuators ([34]-[36],[43]), instead, the attenuation can be
programmed within a nite set of values. The latter ones are covered in this
work.
Several designs of digital attenuators have been demonstrated in literature,
and almost all of them can be placed in one of the following groups: switched-
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path attenuators (Fig. 3.2), distributed attenuators (Fig. 3.3) and switched-
/T attenuators (Fig. 3.4). Switched-path attenuators ([34]) consist mainly
of a cell with two possible path for the signal. One path is the reference case
and it should, ideally, have no losses; the other path is a resistive network
and it determines the attenuation of the cell. The resistive network is usu-
ally realized with one of the topologies in gure 3.4 where the switches are
removed and replaced by a short-circuit if they are shunt switches or by an
open-circuit if they are series switches. The choice of the path is made by
SPDT switches and two of them are needed for each cell, hence the insertion
loss of this type of attenuators is usually high. It requires a large chip area
but shows low phase variation over dierent attenuation states.
In distributed attenuators ([42],[43]), instead, the concept is to use transmis-
sion lines loaded with a variable resistor. In this way, considering that no
series switches in the signal path are present, they have the advantage of low
insertion loss. However, the number of variable resistors and transmission
lines increases linearly with the number of attenuation states. Hence if the
design requirements are both high resolution and low attenuation this topol-
ogy will occupy a large chip area.
Switched -T attenuators ([36]-[41]) are somewhere in the middle between
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Figure 3.4: Switched /T networks
the previous two solutions in the sense that a single series switch is used. Two
basic circuits are reported in gure 3.4 and other variants slightly dier from
these ones. The concept here is that the circuit presents two dierent topolo-
gies. In the reference case (low insertion loss) the series switches are in the
closed state to bypass the network while the shunt switches are in the open
state. In the attenuation case, instead, the shunt switches are in the closed
state while the series switches are in the open state. The desired attenuation
is obtained with a proper design of the resistors. The choice of which one of
the two networks to use depends mainly on the resistors feasibility (see [33]).
In fact, considering that dierent networks gives dierent resistors values, it
could be convenient to chose one instead of the other. These topologies have
a single series switch which allows to keep the insertion loss low. However,
the switches parasitic capacitances are dependent on its open/closed state
which causes a dierent phase shift in the two cases and sometimes it could
be a problem.
In all of these topologies a single cell has been described which gives one
possible attenuation state (besides the reference state), that is a 1-bit atten-
uator. N -cells should be put in cascade to obtain an overall N -bit attenuator.
3.2. -NETWORK ATTENUATOR 47
R1 R1
R2
R2
Vc
Vcn
Vc
Vcn
Figure 3.5: Designed cell. Vcn is the inverted Vc signal
3.2 -Network Attenuator
In the previous discussion dierent types of attenuators have been presented.
Among them the switched -network has been chosen for this work. It gives
a good compromise between loss, phase variation and resistors feasibility. It
is here deeply analysed extracting the equations which will be then used for
its design.
The complete schematic of the switched -network cell is reported in gure
3.5. This network is the dierential version of the single-ended -network
reported in gure 3.4(a). Depending on the control signal Vc two dierent
topology states are possible for this circuit and they are reported in gure 3.6.
When the control signal is low (Vc = 0), the shunt switches are in the open
state while the series switches are in the closed state and they bypass the
R2 resistors minimizing the insertion loss and maximizing the input/output
matching. In this case the topology of gure 3.6(a) should be considered
and it represents the reference case. The Rs resistors represents the series
resistances due to the switches, which in this case are implemented with
MOSFET devices. These resistances directly leverage the insertion loss of
the cell, hence they should be as low as possible. Attention must be paid
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Figure 3.6: The 2 possible topologies
on the fact that to obtain a lower resistance, bigger transistors are needed,
which results in higher parasitic capacitances associated to the transistors.
As it will be seen later, they can degrade the performance of the circuit in
terms of bandwidth and phase variation. It is important to notice that here,
and in the following discussion, it has been assumed that Rs  R2. This
will be mainly satised. If it is not then also the eect of the R2 resistance
should be considered, which presence results in a lower insertion loss.
When the control signal is high (Vc = VDD), the series switches are in the
open state while the shunt switches are in the closed state and the resulting
topology is represented in gure 3.6(b). In this case both R1 and R2 resis-
tances are present and their purpose is to ensure both the desired attenuation
and input/output matching.
In the following discussion the equations representing the behaviour of the
two circuits are found. They will be then used for the design of the various
cells in the next section. First of all it is assumed that the source and load
impedances are the same and equal to Z0. Starting then from the reference
case (Fig. 3.6(a)) the ABCD-matrix is easily calculated from the generic
ABCD-matrix, which has already been calculated in the appendix A, and
results: "
A B
C D
#
=
"
1 2Rs
0 1
#
(3.1)
Remembering the equations 1.9 and 1.11, reported in the introduction, which
relates the ABCD-parameters to the S-parameters, it is possible to calculate
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the reection coecient S11 and the transmission coecient S21 as:
S11 =
A+B=Z0   CZ0  D
A+B=Z0 + CZ0 +D
(3.2)
S21 =
2
A+B=Z0 + CZ0 +D
(3.3)
The coecients S22 and S12 are not reported since the network is symmetric
and they are equal to S11 and S21, respectively. This is true as soon as the
source and load impedances are the same.
Starting from the rst expression and looking for the matching condition
which, as it has been seen in the phase shifter chapter, derives from the
request for the absence of reections at input (output) S11 = 0 it can be
found that:
S11 = 0 ) Rs = 0 (3.4)
This equations says that the matching condition is satised when the series
resistance associated to the switches is zero which actually is easy to see
considering also that the input impedance of this network is Zi = Z0 + 2Rs.
This task, however, is impossible to achieve in practice, but nevertheless it is
not a problem. In fact if Rs is small enough compared to Z0, the matching
still remains acceptable. For example, if Rs = 1
 and Z0 = 50
 the reection
coecient is smaller than  34dB which is anyway a good value.
From the equation 3.3, instead, it is possible to calculate the transmission
coecient S21, which results:
S21ref =
Z0
Z0 +Rs
(3.5)
When the matching condition is fairly satised, the insertion loss is mainly
due to the losses introduced by the transmission coecient S21ref . This is
the reason way it should be minimized. Looking into the last equation it
is clear that also this task is achieved when Rs ! 0. Hence, to optimize
the performance of this network, the MOSFETs should be made as big as
possible, at least as soon as the bandwidth and phase variation do not become
a problem.
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Considering now the attenuation case topology (Fig. 3.6(b)) the ABCD-
matrix is again calculated from the generic ABCD-matrix in the appendix A
and results: "
A B
C D
#
=
"
R1+2R2
R1
2R2
2(R1+R2)
R21
R1+2R2
R1
#
(3.6)
As done for the reference case, this matrix can be used to calculate the S-
parameters. Starting from the reection coecient equation and looking for
the matching condition (absence of reections) it can be found that:
S11 = 0 ) R21R2 = Z20(R1 +R2) (3.7)
An interesting observation can be made if the impedance Z0, which in this
case represents the source and load impedances, is written in function of the
other two resistances:
Z0 = R1
r
R2
R1 +R2
(3.8)
This equation says that if the source/load impedance is equal to the expres-
sion on the right side then the matching condition is satised. But con-
sidering that the matching condition is satised when the source and input
impedances are equal (Z0 = Zi) then the last expression represents also the
input/output impedance of the circuit.
Focusing now on the transmission coecient S21 it can be found that:
S21att =
R21Z0
Z0R1(R1 + 2R2) +R21R2 + Z
2
0(R1 +R2)
(3.9)
From the design point of view the transmission coecient S21att is a xed pa-
rameter and depends on the desired attenuation. The source/load impedance,
instead, is often decided based on the interfacing circuits. Hence, the two
resistances are the variables which should be determined in function of the
other two parameters (S21att, Z0). Considering the system made of the last
two equations (3.8, 3.9), which means looking for solutions which satisfy both
the matching condition and desired attenuation, the resistances R1 and R2
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can be expressed in function of S21att and Z0 as:
R1 = Z0
1 + S2att1
1  S21att (3.10)
R2 = Z0
1  S221att
4S21att
(3.11)
It can be seen that to have meaningful solutions the transmission coecient
should be 0 < S21 < 1 which is in agreement with the fact that a passive
circuit is used.
For the correct cell design, the equations 3.10 and 3.11 should be used to-
gether with the transmission coecient equation 3.5 of the reference case
topology. In fact, if the transmission coecient in the reference case topol-
ogy is for example S21ref =  0:1dB, and an attenuation step of A = 0:5dB
is wanted, then the transmission coecient in the attenuation case topology
should be S21att =  0:6dB to make the dierence 0:5dB. This consideration
can be represented through the following equation:
S21ref;dB   S21att;dB = AdB (3.12)
It is worth to notice that the attenuators are usually designed referring to the
logarithmic scale. Hence, for example, a possible specication for the desired
attenuation step can be 0:5dB or 1dB. Expressing then the last equation in
the linear scale it results:
S21att = 10
(S21ref;dB AdB)=20 (3.13)
This is hence the transmission coecient in function of the desired cell at-
tenuation which also takes into account the losses due to the reference case
and it should be used in the R1 and R2 equations during the design. Now
that all the necessary tools for the design have been found, the design of the
cells can be done in the next section.
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Figure 3.7: Attenuator current limits analysis
3.2.1 Current Limits
Another important thing which must be considered in this kind of circuits,
especially when they have to handle high input powers, is the power dissipa-
tion capability of the resistors, usually expressed in terms of the maximum
current density. This limit sets the dimension of the resistors and must be
taken into account.
If Pi is the input power which should be handled by the attenuator and Ri
is its input impedance (in this calculus it is supposed to be only resistive),
then the input current which goes inside the attenuator is:
Ii;rms =
r
Pi
Ri
(3.14)
If the attenuator is in the reference state, the shunt MOSFET switches are
open and the series MOSFETs carry almost all the current. If the attenuator
is in the attenuation state, instead, both R1 and R2 carry current. It is clear
that this second case must be considered to calculate the maximum currents
which must be handled by the various resistors. Considering the notation
reported in gure 3.7, the only currents of interest are I1 and I2. In fact, the
current I 01 owing through the right R1 resistor is not important considering
that it is surely lower than the current I1 owing through the left R1 resistor.
The currents I1 and I2 can be calculated through the current divider formula
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and they result:
I1rms = Iirms
R0i
R1 +R0i
(3.15)
I2rms = Iirms
R1
R1 +R0i
(3.16)
where the resistance R0i can be found as:
R0i = 2R2 + (R1jjZ0) (3.17)
Once the design has been done and all the resistances values are known, the
equation presented in this section can be used to calculate the maximum
currents which have to be handled by the resistors and then nally decide
their dimensions.
Finally, it is worth to notice that the worst case current for the single cell
is when all the other cells are in the reference state. In this case, in fact,
there are no losses of current in the shunt resistors others than those of the
considered cell.
3.3 Design
In the previous chapter the switched -network topology has been analysed
and all the equations describing the network have been found. In particular,
equations 3.5, 3.10, 3.11 and 3.13 will be used in this section to design the
cells and satisfy the target specications presented in the introduction chap-
ter and reported here (see table 3.1), for convenience.
From the specication table it can be seen that it is required an overall at-
f [GHz] S11[dB] IL[dB] A[dB] Res:[dB] P1dB[dBm]
2 <  10 < 1:5 > 15 0:5 > 20
Table 3.1: Attenuator target specications
tenuator with at least 15dB of attenuation and 0:5dB resolution. This tasks
have been achieved putting in cascade 5 switched -network cells realized in
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A[dB] R1[
] R2[
]
0:5 1360 1:85
1 750 3:5
2 400 6:3
4 211 12:6
8 113 27:5
Table 3.2: Design resistances values for each stage
a binary-weighted fashion, that is the cells are made to give attenuations of
0:5dB, 1dB, 2dB, 4dB and 8dB achieving an overall attenuation of 15:5dB.
Concerning the reference state, the series MOSFET switches have been de-
signed to give a series resistance of 1
. This value is small enough to sat-
isfy the requirement on the insertion loss and to keep low parasitic capac-
itances due to the MOS dimensions. Considering that the source and load
impedances are Z0 = 50
, it is then possible to calculate the losses of a
single cell through the equation 3.5 and the resulting transmission coecient
in this case is S21att =  0:17dB. This value can be then used, together with
the equations 3.10, 3.11 and 3.13, to calculate the values of the resistances
for every stage. S21att can also give an indication of the overall attenuator
insertion loss if multiplied for the number of cells, that is 0:85dB. The cal-
culated values, for each cell, are reported in table 3.2.
Some considerations should be made now concerning the design of the R2
resistors. In the design of the R2 resistances the eect of the parallel switches
has been taken into account. The switches have been realized with a stack of
three MOSFETs that allow an increase of linearity (see [44]) and an achieve-
ment of the required 1dB-compression-point. Moreover they have an overall
10
 resistance which in the most of the stages is negligible compared to the
overall resistance. The purpose of the choice to make the shunt switches
resistance negligible is twofold: (1) increase the linearity and (2) increase
the matching between the R1 and R2 resistors. Concerning the rst pur-
pose, it is based on the fact that a lower voltage drop across the MOSFETs
drain-source means that they work more toward the linear region. Putting
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V3 V2 V1V4
8dB 4dB 2dB 1dB 0.5dB
V0
Figure 3.8: Overall attenuator
hence three transistors in series, the voltage drop between drain and source
of each transistor is 1=3 compared to the case when only one transistor is
present. Concerning the second purpose, instead, it derives mainly from the
technology considerations. In fact, considering that R2 resistors were made
in poly-silicon, a better matching is achieved if also the R1 resistor are made
in poly-silicon.
The overall attenuator made by the cascade of the 5 cells is shown in gure
3.8. Dierent possible cells ordering have been tested and substantial dier-
ences have not been found between them. In this work it has been chosen to
put rst the stages with higher attenuation with the aim to improve the lin-
earity of the successive stages, at least when the rsts are in the attenuation
state.
3.4 Summary
In this chapter dierent types of programmable attenuators have been pre-
sented and among them the switched -network has been analysed deriving
all the necessary equations for the design. A cascade of 5 of this network
topologies have been used to realize an overall attenuator which has a total
attenuation of 15:5dB with the resolution of 0:5dB. It has been designed for
a 50
 source and load impedances and shows an insertion loss of 0:85dB.
This results in a total area of 400 200m2.
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Chapter 4
Layout
After the analysis, schematic-design and simulation of a circuit, another im-
portant step is the layout-design.
The layout-design consists in a creation of a physical representation of the
schematic-design which must meet the requirements imposed by the manu-
facturing process (strip width, distance between strips, etc.); this task should
be achieved trying to minimize the parasitics. In fact, the layout is a process
which inevitably introduce these components, which can make the circuit
work in a way not predicted by simulations.
In this chapter the layout of the schematic-designed phase shifter and at-
tenuator is presented, with some brief considerations. The layout has been
designed using Cadence Virtuoso Layout Suite. It includes tools such as De-
sign Rule Check (DRC) and Layout Versus Schematic (LVS), which have been
used to verify, respectively, that the manufacturing process requirements are
satised and that there were no discrepancies between the schematic and
the layout. Subsequently, resistive, capacitive and inductive parasitic com-
ponents have been extracted from the layout using the QRC extraction func-
tionality; then, the phase shifter and the attenuator have been simulated
again, including these parasitics. These steps have been repeated some times
until satisfactory performance layouts have been obtained; they are presented
in the next two sections.
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4.1 Delay Line
The layout of the single-cell delay line is reported in gure 4.1. Considering
that the a dierential topology has been used the layout has been made as
symmetrical as possible. As it can be seen the varactors have been put close
to the transformer, minimizing the distance between dierent cells and hence
the losses. However, they have not been put under it because it would have
increased the parasitic capacitances and hence lower the  coecient. The
cell has a dimension of 270 250m2.
The overall delay line is obtained by the cascade of four of this cell. It results
in a total area of 1080 250m2.
Figure 4.1: Delay line cell layout
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4.2 Attenuator
The layout of the overall attenuator, obtained by the cascade of 5 -network
cells is reported in gure 4.2. Also in this case the layout has been made
as symmetrical as possible. The distance between cell has been minimized,
hence lowering the losses. It can be seen that the cells are dierent between
them, especially concerning the dimensions of the poly-silicon resistors. This
is due to the dierent attenuation steps introduced by each cell. In particular,
the shunt resistor of the rst stages, which have higher attenuation, have also
larger dimensions because of higher currents.
The attenuator occupy a total area of 400 200m2.
Figure 4.2: Attenuator layout
4.3 Test Chip
The layout of the test chip is reported in gure 4.3. The delay line can be
seen in the upper half with the SPI used to control the delay. The attenuator
can be seen in the lower half with the 5 inverters, which provide the necessary
signals for the attenuation control. The total area is 1:45 0:93mm2.
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Figure 4.3: Test chip layout
Chapter 5
Simulation Results
In this chapter a list of results is reported with the aim to illustrate the
characteristics and the behaviour of the two designed blocks. Although the
results refer to simulations, they take into account the post-layout parasitic
extraction.
The chapter is made of two sections: the rst regards the delay line while
the second the attenuator. The structure of the sections is similar and can
be divided in mainly three parts. In the rst part nominal simulations are
reported for the two circuits. In the second part, instead, the impact of the
power supply variations and temperature variations on the circuits perfor-
mance is presented. Moreover, in the delay line section, results regarding
the interaction between transformers are shown. The nal part shows some
gures extracted from Monte-Carlo simulations with the aim to quantify mis-
match and process variations.
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5.1 Delay line
5.1.1 Nominal Simulations
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Figure 5.1: S11 (a) and S21 (b) for the single cell
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Figure 5.2: (S21) (a) and g (b) for the single cell
Figure 5.1, 5.2 show the behaviour of the single cell. The input(output)
matching is satisfactory in the entire frequency range of interest (S11 <
 14:5). The cell shows an insertion loss of 0:45dB and a group delay varia-
tion of 18:1ps, at 2GHz.
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Cascade of Cells
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Figure 5.3: Input matching (a) and transmission coecient (b) of the delay
line
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Figure 5.4: Transmission coecient phase (a) and group delay (b) of the
delay line
Figure 5.3, 5.4 show the behaviour of the delay line, obtained with the cascade
of four cells, with all possible 17 congurations (including the reference case).
The input(output) matching is satisfactory in the entire frequency range of
interest (S11 <  14:5dB). The cell shows an insertion loss of 1:81dB and a
group delay variation of 76:5ps, at 2GHz.
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Figure 5.5: Group delay dierence g of the delay line
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Figure 5.6: g absolute error (a) and g RMS error (b)
Figure 5.6 shows the absolute and RMS g errors. They have been calcu-
lated with respect to an ideal delay line with the same number of steps and
with the delay variation of 76:5ps, which corresponds to the delay variation
of the designed cell at 2GHz (as it can be seen from g.5.5). Concerning the
1-dB compression point, it results higher than 25dBm.
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5.1.2 Power Supply Variations
0.5 1 1.5 2 2.5 3 3.5
−3.5
−3
−2.5
−2
−1.5
−1
−0.5
Frequency [GHz]
S 2
1 
[dB
]
 
 
3.3V
2.97V
3.63V
Figure 5.7: S21 sensibility to power supply variations
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Figure 5.8: g sensibility to power supply variations
Figures 5.7, 5.8 shows the sensibility of the transmission coecient and the
group delay dierence to power supply variations of 10%. The variations
are minimal and almost imperceptible.
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5.1.3 Temperature Variations
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Figure 5.9: S21 sensibility to temperature variations
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Figure 5.10: g sensibility to temperature variations
Figures 5.9, 5.10 shows the sensibility of the transmission coecient and the
group delay dierence to temperature variations. A subtle variation can be
seen concerning the transmission coecient.
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5.1.4 Interactions Between Transformers
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Figure 5.11: S21 variation due to transformers interaction
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Figure 5.12: g variation due to transformers interaction
Figures 5.11, 5.12 show the variations when interaction between adjacent
transformers exist. In fact, the results presented so far does not take it into
account because the EM simulation has been done for the single cell.
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5.1.5 Monte-Carlo Simulations
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Figure 5.13: S21 standard deviation
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Figure 5.14: g standard deviation
Figures 5.11, 5.12 show the standard deviations of the transmission coe-
cient and the group delay dierence in function of the frequency and delay
conguration, due to mismatch and process variations. Delay axis goes from
0, which represents the reference delay curve, to 16, which represents the
maximum delay curve.
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Figure 5.15: Mean of the distance between adjacent delay curves
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Figure 5.16: Standard deviation of the distance between adjacent delay
curves
Figures 5.11, 5.12 show, respectively, the mean and standard deviation of
the distance between two adjacent delay curves in function of the frequency
and delay conguration, due to mismatch and process variations. Delay axis
goes from 1, which represents the distance between the rst two curves, to
16, which represents the distance between the last two curves.
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5.2 Attenuator
5.2.1 Nominal Simulations
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Figure 5.17: Input matching (a) and output matching (b) of the attenuator
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Figure 5.18: Transmission coecient (a) and transmission coecient phase
(b) of the attenuator
Figure 5.17 shows the input/output matching of the attenuator. As it can
be seen it is satisfactory over all the frequency range of interest, being lower
than  14dB. The ransmission coecient and transmission coecient phase
curves are shown in gure 5.18. The insertion loss and worst case phase
variation are, respectively, 1:27dB and 3:1 at 2GHz.
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Figure 5.19: Transmission coecient dierence S21
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Figure 5.20: S21 RMS error (a) and 1-dB compression point (b)
Figure 5.20(a) shows the RMS S21 error. It has been calculated with re-
spect to an ideal attenuator with the same number of steps and with the
attenuation range of 15:15dB, which corresponds to the attenuation range of
the designed block at 2GHz (as it can bee seen in g.5.19). Figure 5.20(b)
shows the output power in function of the input power for the reference at-
tenuation case. It represents the worst case concerning the 1-dB compression
point, which results 20:6dBm.
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5.2.2 Power Supply Variations
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Figure 5.21: Insertion loss IL sensibility to power supply variations
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Figure 5.22: S21 sensibility to power supply variations
Figures 5.21, 5.22 show that an increase in the power supply voltage results
in a reduction of the insertion loss and in a subtle increase of the attenuation
range, while a reduction in the power supply voltage has the opposite eect.
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5.2.3 Temperature Variations
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Figure 5.23: Insertion loss IL sensibility to temperature variations
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Figure 5.24: S21 sensibility to power supply variations
Figures 5.23, 5.24 shows the sensibility of the insertion loss and the attenua-
tion to temperature variations. A temperature increase corresponds to both
insertion loss and attenuation increase.
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5.2.4 Monte-Carlo Simulations
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Figure 5.25: Insertion loss standard deviation
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Figure 5.26: S21 standard deviation
Figure 5.25 shows the standard deviation of the insertion loss in function of
frequency, due to mismatch and process variations. Figure 5.26 shows the
standard deviation of the transmission coecient dierence in function of
the frequency and attenuation conguration. Attenuation axis goes from 0,
reference attenuation curve, to 31, maximum attenuation curve.
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Figure 5.27: Mean of the distance between adjacent attenuation steps
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Figure 5.28: Standard deviation of the distance between adjacent attenuation
steps
Figures 5.27, 5.28 show, respectively, the mean and standard deviation of the
distance between two adjacent attenuation curves in function of the frequency
and attenuation conguration, due to mismatch and process variations. At-
tenuation axis goes from 1, which represents the distance between the rst
two curves, to 31, which represents the distance between the last two curves.
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Chapter 6
Summary
In this work, the design of a phase shifter and a programmable attenuator
for DPA application has been presented.
The thesis has started with an overview of applications where these blocks
are used, with the particular focus on phased array and DPA systems. It has
been shown how these systems can benet from the two RF building blocks.
Moreover, some network analysis tools have been recalled to facilitate the
understanding of the concepts presented in the rest of the thesis.
The focus of the second chapter has been the design of a phase shifter. It has
started with an overview of the most used topologies and with the explanation
of the dierence between a phase shifter and a delay line (or TTD). It has
been shown that both of them introduce a variable phase shift but, while in
the former the phase shift dierence is constant over the frequency, in the
latter the group delay dierence is constant over the frequency. Afterwards
a detailed analysis and design of the dierential -network, used to realize a
delay line, has been presented. In the nal part of the chapter an alternative
topology, which has been explored trying to improve the performance in
terms of insertion loss, has been discussed.
The focus of the third chapter has been the design of the attenuator. It has
started with an overview of the most used topologies and also in this case
the dierential -network has been chosen. It has been analysed in detail,
with particular attention on current limits, and nally designed to satisfy the
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required specications.
After a brief chapter about the layout, the simulation results have been
presented for the delay line and the attenuator. Both the circuits have been
designed to operate in the frequency range from 1GHz to 3GHz, using only
passive devices. The delay line shows an insertion loss of 1:81dB and a delay
range of 76:5ps at 2GHz. The delay tuning is done with a 16-bit control
signal, and results in a delay step of 4:8ps, at 2GHz. The attenuator shows
an insertion loss of 1:3dB and an attenuation range of 15:2dB at 2GHz.
The attenuation is controlled, in a binary way, with a 5-bit control signal
and gives 32 dierent attenuation congurations, which results in a 0:49dB
average step at 2GHz. Both delay line and attenuator have been put on the
same test chip which results in a total area of 1:450:93mm2, including pads
and digital parts for the control.
Appendix A
Generic -network
ABCD-Matrix
In both delay element and attenuator a dierential -network topology has
been used (Fig. A.1). The calculation of the ABCD-matrix is done here
for the general case while the specic results, obtained choosing dierent
impedances for Z1 and Z2, will be reported in the respective chapters. The
A, B, C and D coecients are:
A =
V1
V2

I2=0
= V1 

V1
Z1 + 2Z2
 Z1
 1
=
Z1 + 2Z2
Z1
(A.1)
B =
V1
I2

V2=0
= V1 

V1
2Z1
 1
= 2Z1 (A.2)
Z1 Z1
Z2
Z2
V1 V2
I1 I2
Figure A.1: Generic -network
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C =
I1
V2

I2=0
= I1 

I1
Z1
Z1 + (Z1 + 2Z2)
 Z1
 1
=
2(Z1 + Z2)
Z21
(A.3)
D =
I1
I2

V2=0
= I1 

I1
Z1
Z1 + 2Z2
 1
=
Z1 + 2Z2
Z1
(A.4)
and hence the ABCD-matrix is:"
A B
C D
#
=
"
Z1+2Z2
Z1
2Z2
2(Z1+Z2)
Z21
Z1+2Z2
Z1
#
(A.5)
One particular case of this network, which will be useful particularly in the
attenuator design, is when Z1 !1. In this case the ABCD-matrix becomes:"
A B
C D
#
=
"
1 2Z2
0 1
#
(A.6)
Appendix B
Eective Inductance in
Coupling Presence
Consider the transformer in gure 1.8. Suppose that: (1) the two inductors
have the same geometrical properties (L1 = L2 = L), (2) the concatenated
magnetic ux have the same direction of the self-generated magnetic ux
(k > 0) and (3) the inductors are crossed by the same current I1 = I2. The
transformer equations can then be rewritten as follows:8<:V1I1 = i!L1 + i!M I2I1 = i!(L+M)V2
I2
= i!M I1
I2
+ i!L2 = i!(M + L)
(B.1)
Considering that the ratio Vi=Ii represent the impedance seen from the ports
and that, due to the three assumptions made, the mutual induction coecient
can be expressed as M = kL, it is obtained that:8<:Z1 = i!(1 + k)L = i!LeffZ2 = i!(1 + k)L = i!Leff (B.2)
In other words, the eective inductance seen from the two ports is Leff =
(1+ k)L and if the coupling coecient is greater than zero then the eective
inductance is greater than the inductance associated to an uncoupled induc-
tor, as stated at the beginning of the section.
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From the practical point of view two things are needed to achieve this tar-
get: (a) the transformer must be designed to satisfy the rst two assumptions
(L1 = L2 = L, k > 0); (b) the topology should be such that the last assump-
tion is satised (I1 = I2).
In this work both of the requests are satised and the transformer is used
to increase the eective inductance. It is worth to notice that also that the
negative coupling coecient is used in practice ([17]).
Appendix C
Alpha is a Function of the
Channel Length Only
In the phase shifter chapter, during the presentation of the varactors design, it
has been stated that the  coecient is a function of only the channel length
Lc. Considerations which have brought to that assertion are discussed here.
The equation of the maximum and minimum capacitances are here reported:8<:CMAX = 12Cgc + ColCmin = 12Cgb + Col (C.1)
where it has been assumed that the overlap capacitances associated to the
drain and the source are the same. It is known that the gate-channel ca-
pacitance Cgc is proportional to the product WLc through a proportionality
constant, which in this case is the oxide capacitance per area (called here
Kox). The same thing can be said about the gate-bulk capacitance
1 and in
this case the constant will be called Kbulk. Finally, the overlap capacitances
are proportional to the channel width through the constant Kol. Taking into
1It is worth to remind that the gate-bulk capacitance can be expressed as Cgb =
WLc(qSiNbulk=(4F ))
1=2
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account all these considerations the previous equations can be rewritten as:8<:CMAX = 12WLcKox +WKolCmin = 12WLcKbulk +WKol (C.2)
As it can be seen the channel width is a common factor of both the maximum
and minimum capacitances and in the ratio it vanishes, obtaining:
 =
1
2
LcKox +Kol
1
2
LcKbulk +Kol
(C.3)
The result is that the  coecient is a function of the channel length only.
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